Dynamic comparators are used widely in lots of circuits and systems. They have a high speed performance with positive feedback structure. Analog to digital convertors, regulator switches, memories and processors can be mentioned as their applications.Important parameters that are considerable in dynamic comparators are offset voltage, lag time and the speed of comparator.In this article the offset voltage, the compare speed and the lag time of two popular comparator, Strong Arm and Double Thiel, have been surveyed. Finally a rapid and low voltage comparator has been designed. For designed comparator in Vcm=1(mV) and VDD=1.2 (V) circumstances the lag time and offset voltage have been obtained equal to 162(ps) and 3.65 (mV) respectively. The parameters of dynamic comparators were simulated and surveyed by the Cadence Virtuoso XL and Hspice software in nmCMOS 180 technology.
Introduction
Nowadays,along with the electronic science advancement, some circuits are needed to make relationship between the analog and digital world in digital domain. Achieving this aim, therefore, the more comparators are needed.Demand for the low energy consumption, small area for the electronic chipsets and high speed analog-digital convertor, caused the using of dynamic comparator rising, achieving the high speed and low energy consumption.
In this article the lag time of comparators has been assessed, using the analytical analysis.The designers and engineers can determine the effective parameters on lag time and other parameters in comparator performance, using the analytic analysis. A novel comparator in addition to analytic analysis has been designed with an innovative architecture and its performance has been compared with Strong Arm and Double Tail comparators. The comparators are circuits that can recognize the magnitude or the exiguity of signals from the zero reference, maximum or minimum amounts (Tony Chan Carusone , et .al ,2012) .Meanwhile, increasing the sensitive and portable sensors in strategic professions such as medicine, biochemistry and etcetera show the necessity of low voltage, rapid and small comparator existence (Yongfu Li,et .al,2014 and Teknol. Mara,et.al ,2011) .
Strong Arm Dynamic comparator
Strong Arm latch has been designed by koubashi in 1993 (Razavi, B. et.al, 2015) . This latch is used mainly in analog to digital convertors, amplifiers sense, comparators and the latches with high sensitivity (Nirschl, T. ; Schmitt-Landsiedel, D., 2004). These comparators are considerable because of their high input impedance, symmetric swinging output, no static power consumption and the input offset voltage origination from the pair transistors differential input (Razavi, B.et.al, 2015) . The circuit performance is as below: 
Fig1. Strong Arm comparator Schematic

Fig2. The Strong Arm comparator transient response
As it can be seen in figure 2, the lag time consists of two part, t 0 and t latch ( 1 ) t delay = t 0 + t latch t 0 shows the CL Capacitor discharge connected toOUT p and OUT n nodes. Until the first transistor of Chanel P (M5/M6) turned on, when the INp >INn, the I p current will be greater than I n ,causes the rapid discharge of OUT n node than the OUT p . the lag time is stated as below:
(2) ≅ 2 tₒ= CL In relation 2 for the small changes, ∆I in , it can be written: I p =I tail /2 + ∆I in I tail / 2 Second lag time, t latch , relates to the back to back inverters; this time depends on ∆V out and ∆V 0 . ∆V out shows the train to train output oscillation at the output discharge (Out n and Out p ). ∆V 0 shows the internal voltage of the back to back inverters. As it can be seen the t latch is dependent to the ∆V out and ∆V 0 via a Logarithmic relationship. And g m.eff is the effective conductivity of two back to back inverters.∆V 0 is the voltage difference ofOut n and Out p at t=t 0 and obtained as below:
In relation 4 the current difference, ∆I in = − , is so smaller than I p and I n , therefore it is possible to approximate the I p with the half of I tail , then we have: 
The output voltage oscillation,∆V Out = VDD/2 gained from the internal voltage difference ∆V 0 at the output voltage drop (Out p and Out n ). Therefore the half of voltage resource considered the threshold inverter or SR latch (Babayan-Mashhadi, 2013). Substituting the relations 1, 2 and 7 we have:
As it can be seen in relation 8, the lag time dependence on some factors. The lag time has a direct relation to the load capacitor (C L ). The effect of I tail is obvious in t 0 and t latch it has an inverse relation to t 0 and a direct relation to t latch and 1 2 . Generally the lag time is reduced with increasing in I tail . Also the effect of ∆V in and ∆V out is obvious in t latch .V in voltage has an indirect relation to the lag time, when the Vin increases the I tail will increase and the internal voltage decreases subsequently. Unit current tail of this comparator is the negative property. Tail current decreasing causes the I p and I n reduction subsequently (I tail = I p + I n ) and it rises the lag time. For the lag time reduction it is better to increase the I tail (D. Shinkelet. al, 2007).
Double tail dynamic comparator
In this comparator the less back to back transistors have been used than the Strong Arm comparators. Therefore this comparator can have a good performance in low voltage.
This comparator consists of two current tail that upper tail is independent of Vcm (shared voltage). Also it uses two o'clock for the activeness and inactiveness of initial and middle Amplifier that are used as the latch input for the kickback noise effects reduction (Figueiredo, P.M,2006 and Shinkelet. al , 2007) .
Fig3. Double tail comparator schematic
Circuit performance is as below. The beginning state of circuit is in CLK=0, in this situation the M tail1 and M tail2 turned off and M 3 and M 4 turned on. The C p and C n nodes being charged via the M 3 and M 4 transistors equal to VDD.As a result of this, the middle class, as a key that consists of M S1 and M S2 transistors, turned on and caused the Out p and Out n discharging to the zero.The comparing situation take place when the CLK=VDD.In this situation the M 3 and M 4 transistors turned off while the M tail1 and M tail2 turned on. In setting time, the voltage of C n and C p nodes equal to VDD. The C n andC p nodesdischarge to the zero with 
Fig4. Transient response of double tail comparator
In this comparator the lag time based on relation 2 consists of two part. First part relates to the capacitor discharging (C L 1,2 ), connected to Out p,n until the first voltage of n-channel transistor reaches to the V thn to turn on (t 0 ).Therefore the t 0 obtained as below: In upper relation the current difference, ∆I in = 1 − 2 , is so lesser than I D1 and I D2 .Therefore the I D1 can be approximated by the half of I tail2 current. Then it can be written: As it can be seen in relation 12, the internal voltage difference (∆ V0 ) at the moment t 0 is dependent on conductivity coefficient of M s1 and M s2 transistors and the output voltage difference of first class.The output voltage difference of first class obtained as below:
In these relations the I p and I n relates to the M1 and M2 transistor currents that discharge the C p and C n nodes.
( 14 ) ∆I in =g m1,2 ∆V in From the relations 12, 13 and 14 we have: Designed dynamic comparator
Fig5. The designed comparator schematic
In this comparator the start state is when the CLK=0V, in this condition the M tail1 and M tail2 transistors turned off while MR1 and MR2 transistors turned on. In this state the Out p and Out n outputs are charged to VDD. In set state, when the CLK=VDD, the MR1 and MR2 are off while M tail1 and M tail2 turned ON. In this situation the I p current is bigger than I n , causes the rapid discharge of Out n node than the Out p . When the Out n voltage reaches to the VDD-V thp the comparing is begun that M6 transistor turned off and M8 turned ON. In this state Out p charged to VDD, causes the M7 transistor turned off and M5 turned ON, causes the feedback stability in latch.This comparator consists of two part same as the previous comparators. 
In upper relation the current difference, ∆Iin = − , is very smaller than I p and I n ; therefore the I p can be approximated by the half of I tail1 +I tail2 current. Therefore it can be written:
From the relation 11 and 18: (19) ) As it can be seen in relation 20, the latch lag time has a direct relation to the total current of tail 1 and 2, also it has an inverse relation to M1 and M2 transistors.In this relation the tail 1 current is dependent on input voltage while the tail 2 current is a constant current resource that active and inactive by a clock. The output voltage oscillation, ∆V out =VDD/2, obtained from the internal voltage, ∆V 0 , difference at the output voltage drop.So, the half of voltage resource considered as the threshold inverter voltage or SR latch (Babayan and Mashhadi, 2013). We have from 1, 17 and 20: t delay = t 0 + t latch (21) ) .ln(
As it is obvious in relation 21, the lag time has been reduced than two aforementioned relations, that simulation results approves it.
The comparator's kickback noise
Basically in comparator circuits, the huge voltage changes in latch nodes is coupled via the para static capacitors of transistor to the comparator circuit entrance. This operation causes the input voltage confusion in comparator and the error in its performance. This error in comparators, is called kickback noise (Figueiredo, P.M et.al, 2006 and Babayan-Mashhadi, 2013).The Strong Arm and the designed comparators have the higher kickback noise error, because they are not isolated from the latch comparator, while the double tail comparator has the small kickback noise because it is isolated from the latch comparator.
Fig7. The kickback noise range versus the input voltage domain
Offset voltage of comparators
Offset voltage is the difference of input DC voltage consists of a comparator, APMP and amplifier. Offset voltage in low voltage comparator causes the logical level and undesirable behavior in digital circuit output, subsequently it causes the incorrect performance of comparators and the higher energy consumption. Therefore the offset voltage should be studied and evaluated in very sensitive applications. The comparators have been optimized in this study and the transistor's parameters have been considered that an offset standard deviation is equal to 4(mV) with the shared input voltage equal to 1.1(V) (Babayan-Mashhadi, 2013 and D. Shinkelet. al, 2007).
Fig8. The suggested comparator offset (50 times iteration) Simulation
In this study the simulation has been performed using the CMOS 0.18um technology, comparing the three Strong Arm, Double Tail and suggested comparator. In figure 8 the lag time and in figure 9 the velocity versus the constant voltage resource (VDD) has been plotted. Also in figure 10 the lag time and in figure 11 the velocity upon to the voltage resource (Vcm, Common Mode Voltage) has been plotted. Based on figure 8 the lag time decreases with the voltage resource increasing also the lag time of suggested comparator is lesser than two others as the lag time in comparator 1 at VDD=1.2 (V), increases from 161.037(ps) to 1.18659 (ns) at VDD=0.6 (V). Upon to figure 9 the speed of suggested comparator is more than two others as it speed increases at VDD=0.8(V) from 2.8G/s to 6.2G/s at VDD=1.2(V). 
Conclusion
In this article, the complete analysis of dynamic comparators has been studied and their terms have been extracted. Also two Strong Arm and Double Tail comparators have been analyzed, and based on analytical analysis a fast and optimized low voltage comparator has been introduced. The simulation results and the comparing performance table show the better performance of suggested comparators than the Strong Arm and Double Tail comparators.
